Senior Engineer, Process Yield Enhancement (NPI)
About this job
Main Responsibilities
Perform yield analysis across Frontend, Backend, and Test data to identify yield limiters and support root-cause investigations using statistical, automation, and AI-assisted methods.
Conduct electrical characterization and failure analysis to localize defects and provide actionable learning for Physical Failure Analysis (PFA).
Collaborate with Frontend Process and Quality teams to support manufacturing corrections and yield improvement initiatives.
Support Product Engineering (PE) and Test Solution Engineering (TSE) teams in resolving test-related yield issues and yield optimization activities.
Analyze quality and reliability signals with Global Quality (GQ) teams to support delivery of high-quality DRAM products.
Execute yield learning activities during qualification, ramp, and mature production phases and document findings.
Other Responsibilities
Document technical analyses, corrective actions, and engineering learnings through reports and presentations.
Collaborate with global cross-functional engineering teams and share knowledge to improve problem-solving effectiveness.
AI Responsibilities
Integrates AI-assisted tools and insights into daily work to improve efficiency, quality, or effectiveness, exercising sound judgment and complying with organizational standards and legal requirements.
Contributes to a culture of continuous improvement by identifying, testing, and sharing AI-enabled enhancements within one’s scope of work.
Qualifications
B.Sc. or higher in Electrical Engineering, Electronic Engineering, Microelectronics Engineering or equivalent.
Experience in semiconductor manufacturing, product engineering, yield engineering, failure analysis, or a related discipline for experienced professionals.
Technical Skills
Yield analysis, statistical data analysis, and root-cause analysis (RCA).
Electrical characterization, debug methodologies, and failure analysis techniques.
Understanding semiconductor manufacturing processes, circuit layouts, and schematics.
Soft Skills
Structured analytical problem-solving.
Clear technical communication and presentation skills.
Cross-functional collaboration and stakeholder engagement.
Disciplined execution and attention to detail.
Learning agility and continuous improvement mindset.
Preferred Skills
Programming or scripting knowledge such as Python, Perl, or C/C++
Data analytics, automation, and AI-assisted engineering workflows.
Embody Micron’s Core Values
People – Respect, develop, and empower others
Innovation – Drive continuous improvement and breakthrough thinking
Tenacity – Show grit and determination
Collaboration – Build trust and foster teamwork
Customer Focus – Deliver excellence and value
Speed – Act with purpose and set the pace
Market insight
53% above medianExplore related jobs
Similar jobs
See all similar jobsPFA Engineer
ENGINEER, NAND SILICON DESIGN VALIDATION
Principal Engineer, Firmware Development (SSD)
Principal / MTS Engineer, SSD Validation
Senior Financial Analyst II
IE Layout Engineer
Frequently asked questions
What salary can I expect?
The employer lists 6 000 – 12 000 $ for this role at MICRON SEMICONDUCTOR ASIA OPERATIONS PTE. LTD. in Serangoon. For comparison, the local market median is about 5 886 $ based on 1 182 similar offers.
How do I apply for this job?
Open the original source page and contact the employer there. Finder never charges job seekers.
Are these jobs up to date?
Yes. Finder regularly refreshes vacancies from public sources and removes closed offers.
Where can I see employment type and work format?
Key conditions are shown above the description. You can also open related listings for MICRON SEMICONDUCTOR ASIA OPERATIONS PTE. LTD. and Serangoon.