Analog Design Engineer
About this job
Job Responsibilities:
· Design and implementation of mixed signal CMOS IP. Development cycle including circuit design, simulation, modeling, verification and bench characterization.
· Management products utilizing leading edge sub-micron CMOS technologies, e.g., 5/6nm
· Developing state of the art high speed mixed signal IP products that include op amps, comparators, bandgap, low-drop linear regulator, ADCs, DC-DC converters, and high bit-rate (Gbps) Serdes TX/RX.
Requirements:
· Bachelor or above degree in Microelectronic or Electronic and Information Engineering
· 5 years or above experience in the area of analog design
· Good knowledge in analog IC design in high speed Serdes, e.g., PLL, CDR, CTLE/DFE, TX driver etc.
- Solid understanding and experience in key analog layout considerations such as device matching, parasitic, noise coupling, floor planning, sensitive signal routing, current density and reliability considerations
- Familiar with SPICE simulation tool (e.g., Cadence spectre, Synopsys Custom Compiler, Calibre)
· Strong Communication skills, high level of independence, self-motivation and good team player
Market insight
24% above medianExplore related jobs
Similar jobs
See all similar jobsLayout Engineer
Design Draftsman (M&E)
SAP B1 Associate Functional Consultant
SAP B1 Functional Consultant
Sales Engineer
Assistant QC Engineer
Frequently asked questions
What salary can I expect?
The employer lists 6 000 – 8 000 $ for this role at CURIOUS TEK PTE. LTD. in Eunos. For comparison, the local market median is about 5 634 $ based on 3 104 similar offers.
How do I apply for this job?
Open the original source page and contact the employer there. Finder never charges job seekers.
Are these jobs up to date?
Yes. Finder regularly refreshes vacancies from public sources and removes closed offers.
Where can I see employment type and work format?
Key conditions are shown above the description. You can also open related listings for CURIOUS TEK PTE. LTD. and Eunos.


