Sr/MTS Quality Engineer (SoC, ATE Test)
About this job
Responsibilities
- Lead or contribute to component debug for customer-return and manufacturing-test failures using production ATE and electrical characterization methods.
- Debug and optimize ATE test programs, test methods, test limits, levels, timings and production test flows.
- Analyze ATE datalogs, failure signatures, shmoo results and characterization data to isolate silicon, design, test, process or application-related causes.
- Develop and execute electrical experiments and characterization plans to validate hypotheses.
- Drive root-cause investigations, containment, corrective actions and recurrence prevention.
- Develop automation, data-analysis and diagnostic tools using Python, C/C++, Tcl, Perl or Unix shell scripting.
- Prepare clear technical reports and communicate conclusions, risk and recommended actions to engineering and management stakeholders.
- Lead cross-functional technical projects appropriate to the assigned job level and mentor engineers in ATE debug and failure-analysis methods.
Requirements:
- Degree in Electrical, Electronics or Computer Engineering or equivalent with 3 or more years of relevant experience
- Experience in ATE debug for x86, CPU, SoC or other complex digital semiconductor products.
- Strong understanding of VERIGY 93K based test-program architecture, development and execution.
- Experience debugging test programs, test methods, patterns, vectors, functional failures, parametric failures and limit-related issues.
- Experience interpreting tester datalogs, design and run DOE for failure-signature analysis.
- Working knowledge of DFT concepts including ATPG scan, scan compression, logic diagnosis, memory BIST and JTAG/boundary scan.
- Debug of high-speed interfaces such as PCIe, DDR, USB, SATA or Ethernet using ATE-based methods.
- Strong knowledge of digital logic, circuit analysis, CMOS fundamentals, semiconductor device behavior and electrical failure mechanisms is highly desirable.
- Proficiency in at least one relevant language: Python, C/C++, Tcl, Perl, Verilog, VHDL or Unix shell.
- Working knowledge of Linux and structured engineering data analysis.
- Experience integrating AI agents into daily workflows is highly desirable.
We invite qualified candidates to apply online or email their CVs to [email protected]
Ethos Search Associates
EA License No: 13C6655
EA Reg No: R1109557 Rose
Market insight
15% above medianExplore related jobs
Similar jobs
See all similar jobsSr/ DFT Engineer (ASIC / SoC )
Sr/ IC Design Engineer (Physical Design)
Sr/ IC Design Engineer (Physical Design)
Sr/ IC Design Engineer (Design Verification)
Sr/ IC Design Engineer (Design Verification)
Sr/MTS Quality Engineer (SoC System-Level Test)
Frequently asked questions
What salary can I expect?
The employer lists 5 000 – 9 000 $ for this role at ETHOS SEARCH ASSOCIATES PTE. LTD. in Singapore. For comparison, the local market median is about 6 085 $ based on 26 065 similar offers.
How do I apply for this job?
Open the original source page and contact the employer there. Finder never charges job seekers.
Are these jobs up to date?
Yes. Finder regularly refreshes vacancies from public sources and removes closed offers.
Where can I see employment type and work format?
Key conditions are shown above the description. You can also open related listings for ETHOS SEARCH ASSOCIATES PTE. LTD. and Singapore.
