Foundation IP Memory Verification Engineer
About this job
We are looking for energetic and passionate design engineers to join our Central Engineering Group and be part of an elite team responsible for the development of foundation IP for AI products including memory compilers, logic cells and custom macros of all types on the bleeding edge of process technology. We have multiple positions at all experience levels.
Available Job Responsibilities
Contribute towards Memory Design Validation of all types of custom memory macros and memory compilers
Perform functional verification, root cause design discrepancies, and help resolve them
Perform signal integrity analysis, identify design weaknesses, and propose possible solutions to address them
Perform transistor level simulations to check for any Power Up or Lock up issues and help resolve them
Perform EM/IR analysis/simulations and evaluate impact on timing and internal margins
Perform transistor level simulations to validate timing and internal margins, identify timing characterization holes, and help resolve them
Perform various QA and validation checks to ensure accurate timing and power models
Develop scripts to automate verification flow and data analysis
Support silicon debugs and correlation to spice models
Collaborate with key memory designers to co-develop and improve the memory characterization and validation flow
Coordinate with memory design leads, modelling leads, and managers to define and execute on the memory validation plan
Preferred Skills
Good understanding of transistor level circuit behavior and device physics
Good understanding of signal integrity analysis, EM/IR analysis, and reliability analysis
Proficiency in running simulators, writing automation scripts, and are tools savvy
Understanding of memory behavioral and physical models is a plus
Expertise in memory circuit design is a plus
Understanding of DFT schemes and chip level integration is a plus
Good communication, interpersonal, and leadership skills
Motivated, self-driven and good at multi-tasking
Passion for solving complex problems and willingness to learn
Qualifications
Bachelor Electronics or computer engineering graduates with minimum 2 years of relevant experiences
Market insight
Near the medianExplore related jobs
Similar jobs
Manager for IO and Mixed Signal Design
I/O Design Engineer
Foundation IP Memory Verification Engineer
IC Design Engineer
Foundation IP Design Engineer
Foundation IP Design Engineer
Frequently asked questions
What salary can I expect?
The employer lists 4 000 – 6 000 $ for this role at AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED in Singapore. For comparison, the local market median is about 4 800 $ based on 75 102 similar offers.
How do I apply for this job?
Open the original source page and contact the employer there. Finder never charges job seekers.
Are these jobs up to date?
Yes. Finder regularly refreshes vacancies from public sources and removes closed offers.
Where can I see employment type and work format?
Key conditions are shown above the description. You can also open related listings for AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED and Singapore.