Engineer/Sr. Eng - NAND CMOS Device
About this job
As a NAND CMOS Device Integration Engineer, you will help set the direction for current and future CMOS technology for Micron’s NAND Memory Technology Roadmap.
You will work with the Design Team to set electrical targets and define transistor structures to meet these targets. You will guide the device technology development and be in close relation with Process Integration, Design Engineering, Design, Design Rules, Reliability, Transistor Modeling, TCAD (Technology Computer-Aided Design), and Parametric Test, to name a few. In addition, you will ensure that the developed technology is manufacturable and highly yielding and that these considerations are designed into the technology from the start.
Responsibilities include, but not limited to:
Together with your peers, you shape and implement our NAND-CMOS roadmap and make sure to align to product roadmaps
You give directions on how to improve our device portfolio, both in performance and cost effectiveness
You define, implement, and analyze silicon experiments for future device generations
Collaborate with Design Engineers to define transistor targets, deliver transistor models, and optimize critical layout constrained Design Rules
Work with TCAD simulation group to develop strategies for transistor structures to meet targets
You strive to ensure that transistor models are correctly targeted to anticipate final silicon
Define electrical test structures for transistors, isolation, design rule verification, and process monitoring
Highly motivated to ensure transistors are developed meeting the required reliability standards
You take initiative to collaborate with Manufacturing to ensure transistors are performing as expected and to debug yield/reliability issues
You foster and enable a collaborative working style and team spirit by mentoring less experienced colleagues
you will demonstrate proficiency in AI tools towards data automation and reporting and improve work efficiency
you will have a proven track record of leverage AI agents towards day to day workflow
Minimum Qualifications:
MS/PhD in Electrical Engineering or related field, PhD in Semiconductor Device Technology preferred
5 plus years industry experience in the field of CMOS device design, simulation, characterization
proficiency in AI tools towards data automation and reporting and improve work efficiency
proven track record of leverage AI agents towards day to day workflow
Experience in developing advanced logic transistor technologies
Experience in developing Analog FETs operating at Higher Voltages
Preferred Qualifications:
Understanding of analog design concepts
Good presentation skills
Excellent team and mentoring skills
Market insight
25% above the medianExplore related jobs
Similar jobs
Senior Engineer, Yield Enhancement Laboratory
Engineer, Yield Enhancement Laboratory
Engineer, Metrology
Engineer, Real Time Defect Analysis
Engineer, Process Integration
Engineer, Yield Enhancement
Frequently asked questions
What salary can I expect?
The employer lists $5,000 – $7,000 for this role at MICRON SEMICONDUCTOR ASIA OPERATIONS PTE. LTD. in Singapore. For comparison, the local market median is about 4 800 $ based on 65 377 similar offers.
How do I apply for this job?
Open the original source page and contact the employer there. Finder never charges job seekers.
Are these jobs up to date?
Yes. Finder regularly refreshes vacancies from public sources and removes closed offers.
Where can I see employment type and work format?
Key conditions are shown above the description. You can also open related listings for MICRON SEMICONDUCTOR ASIA OPERATIONS PTE. LTD. and Singapore.