Responsibilities Lead or contribute to component debug for customer-return and manufacturing-test failures using production ATE and electrical characterization methods. Debug and optimize A…
KEY RESPONSIBILITIES Own or lead System Level Test (SLT) debug for customer-return, qualification and factory-reported failures. Analyze boot failures, POST errors, hangs, resets, crashes,…
Main Responsibilities Work closely with design teams and make sure DFT structures are correctly implemented Responsible for verifying DFT schemes on IPs in ASIC and FPGA products Responsibl…
Job Description Perform RTL-to-GDS physical implementation for ASIC IP/subsystem/SoCdesigns using industry-leading EDA tools and AI-assisted methodologies, Develop and execute synthesis, De…
Main Responsibilities Design layout for analog, digital and mixed-signal circuits. Own layout of major custom IP blocks. Work closely with analog designers on floorplanning and layout imple…
Job Description Develop and execute verification plans for Pre-Silicon IP/ASIC/SoC designs based on design specifications. Build and maintain SystemVerilog/ UVM-based verification environme…
Job Description Develop and execute verification plans for Pre-Silicon IP/ASIC/SoC designs based on design specifications. Build and maintain SystemVerilog/ UVM-based verification environme…
Job Description Perform RTL-to-GDS physical implementation for ASIC IP/subsystem/SoCdesigns using industry-leading EDA tools and AI-assisted methodologies, Develop and execute synthesis, De…
Job Description Develop and execute verification plans for Pre-Silicon IP/ASIC/SoC designs based on design specifications. Build and maintain SystemVerilog/ UVM-based verification environme…
Tell us what is wrong with this job. After review it may be removed.
