ATE Test Development Engineer
About this job
Join Broadcom’s Global Operations team supporting the Core Switching Group as an ATE Test Development Engineer! In this high-impact role, you will shape the future of next-generation networking switches powering Scale-Up, Scale-Out, and Scale-Across architectures for AI and traditional cloud data centers. Based at our R&D innovation hubs in Irvine, CA or San Jose, CA, you will tackle groundbreaking engineering milestones, working hands-on with state-of-the-art Teradyne UltraFlex test platforms and cutting-edge silicon technology.
Responsibilities
Next-Gen Test Development: Architect and bring up advanced ATE test programs for flagship networking switch ICs featuring high-speed SERDES (>100G) and cutting-edge multi-die CoWoS advanced packaging.
Advanced Hardware Engineering: Lead the hardware strategy for final test and wafer probe, partnering with top-tier PCB designers, socket vendors, and probe card suppliers to push performance limits.
Hands-On Silicon Debug: Drive direct, hands-on debug on ATE, conquering complex electrical, mechanical, and extreme thermal challenges as chip power approaches unprecedented 10,000W thresholds.
Advanced Packaging & Thermal Innovation: Solve novel mechanical and structural test challenges introduced by massive die sizes and multi-die CoWoS package integration.
Program Optimization & Yield Enhancement: Optimize test flows and reduce test time to improve yield and manufacturing efficiency while ensuring uncompromising quality.
Cross-Functional Collaboration: Partner closely with world-class Product, Design, and Packaging Engineers to bring complex silicon from concept to high-volume production.
Global Production Deployment: Collaborate seamlessly with manufacturing teams across Asia to release and support robust production test programs.
Skills/Experiences
Hands-on experience with Teradyne UltraFlex tester platforms
Must be able to independently develop test programs, including complex test flows to support chip specifications around performance and power consumption
Must be able to support debugging/troubleshooting of various failure mechanisms with the part by working with cross-functional teams
Ability to perform volume data analysis, Correlate failures with system failures, Proficiency with Data analysis softwares/languages
Programming experience required for test method development
Ability to work with test hardware development teams, able to understand chip performance at ATE and contributions from the test hardware on chip behavior
Experienced with extreme temperature testing of ASICs at ATE
Experience with AI tools for quick script development is a plus
Preferred
Hands on experience with Prober, Handler, ATC
Skills working with AI tools/models
Usage of AI tools for test program development
Education:
● Bachelor's Degree and 8+ years of related experience, or Master's Degree and 6+ years of related experience
Market insight
134% above the medianExplore related jobs
Similar jobs
Reliability Engineer
NPI Product Engineer
Signal Integrity & Power Integrity (SI/PI) Engineer
Senior / Staff Test Engineer
Senior DFT engineer
ASIC Physical Design Engineer
Frequently asked questions
What salary can I expect?
The employer lists $7,500 – $15,000 for this role at AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED in Singapore. For comparison, the local market median is about 4 800 $ based on 65 377 similar offers.
How do I apply for this job?
Open the original source page and contact the employer there. Finder never charges job seekers.
Are these jobs up to date?
Yes. Finder regularly refreshes vacancies from public sources and removes closed offers.
Where can I see employment type and work format?
Key conditions are shown above the description. You can also open related listings for AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED and Singapore.