FPGA Hardware Acceleration Researcher
About this job
FPGA Hardware Acceleration Researcher
About the Role
We are looking for an experienced FPGA Hardware Acceleration Engineer to design, implement, and deploy high-performance compute pipelines on modern heterogeneous FPGA platforms, including AMD Versal AI Edge.
You will be responsible for the end-to-end hardware acceleration pipeline, from RTL/HLS development and simulation through synthesis, timing closure, and physical board bring-up. You will work closely with AI researchers and embedded software engineers to translate algorithms into efficient, low-latency, and deterministic hardware implementations.
Key Responsibilities
- Design and implement custom FPGA compute engines and high-throughput streaming data paths using Verilog/SystemVerilog or C/C++ HLS.
- Develop and optimize memory and data-transfer interfaces, including AXI4, AXI-Stream, DMA, DDR4/LPDDR, and related architectures.
- Perform logic synthesis, place-and-route, timing analysis, and timing closure using AMD Vivado, Vitis, and Vitis AI.
- Bring up and validate FPGA designs on physical evaluation boards and hardware-in-the-loop test environments.
- Debug hardware issues using logic analyzers and on-chip debugging tools.
- Integrate FPGA acceleration kernels with ARM-based host processors and embedded software stacks.
- Optimize hardware architectures for throughput, latency, resource utilization, memory bandwidth, and deterministic execution.
- Collaborate with AI/ML researchers and software engineers to map computational workloads onto FPGA-based acceleration platforms.
Requirements
- Master’s degree or above in Electrical/Electronic Engineering, Computer Engineering, Computer Science, or a related field.
- Hands-on experience taking FPGA designs through the complete development cycle, including RTL/HLS, simulation, synthesis, implementation, and on-board validation.
- Strong programming and hardware design skills in Verilog/SystemVerilog, VHDL, or C/C++ HLS.
- Practical experience with AMD Vivado/Vitis or equivalent FPGA development tools.
- Solid understanding of FPGA architecture, pipelining, parallel processing, memory hierarchy, and hardware optimization.
- Strong knowledge of AXI4 / AXI-Stream and high-performance data movement architectures.
- Experience with DMA, PCIe, DDR4/LPDDR, or other high-speed memory and I/O interfaces.
- Experience with hardware debugging, board bring-up, and timing closure.
Preferred Qualifications
- Experience with AMD Versal, Versal AI Edge, Zynq UltraScale+, or other heterogeneous FPGA platforms.
- Experience accelerating AI/ML, computer vision, signal processing, or other compute-intensive workloads on FPGA.
- Familiarity with Vitis AI, FPGA-based AI acceleration, or heterogeneous CPU/FPGA architectures.
- Experience integrating FPGA accelerators with ARM processors or embedded Linux systems.
- Strong understanding of performance optimization and hardware/software co-design.
Market insight
98% above the medianExplore related jobs
Similar jobs
Physical AI (Edge Intelligence) Research Scientist
Senior 6G Wireless Researcher (Wireless Communication Algorithms for Immersive & Tactile Internet)
6G Network Systems Researcher
6G AI Researcher - Computer Vision & Physical Intelligence
SRE Leader
Senior Systems Engineer
Frequently asked questions
What salary can I expect?
The employer lists $7,000 – $12,000 for this role at STARRY RECRUITMENT PTE. LTD. in Singapore. For comparison, the local market median is about 4 800 $ based on 65 377 similar offers.
How do I apply for this job?
Open the original source page and contact the employer there. Finder never charges job seekers.
Are these jobs up to date?
Yes. Finder regularly refreshes vacancies from public sources and removes closed offers.
Where can I see employment type and work format?
Key conditions are shown above the description. You can also open related listings for STARRY RECRUITMENT PTE. LTD. and Singapore.

